Sign Up to our social questions and Answers Engine to ask questions, answer people's questions, and connect with other people.
Login to our social questions & Answers Engine to ask questions answer people's questions & connect with other people.
Volt.Tech
Lost your password? Please enter your email address. You will receive a link and will create a new password via email.
Please briefly explain why you feel this question should be reported.
Please briefly explain why you feel this answer should be reported.
Please briefly explain why you feel this user should be reported.
Change of SPI Baud Rate in Renesas RL78
The transfer clock frequency for 3-wire serial I communication can be calculated by the following expressions.(1) For Master(Transfer clock frequency) = {Operation clock (fMCK) frequency of target channel} ÷ (SDRmn[15:9] + 1) ÷ 2 [Hz](2) For Slave(Transfer clock frequency) = {Frequency of serial cloRead more
The transfer clock frequency for 3-wire serial I communication can be calculated by the following expressions.
(1) For Master
(Transfer clock frequency) = {Operation clock (fMCK) frequency of target channel} ÷ (SDRmn[15:9] + 1) ÷ 2 [Hz]
(2) For Slave
(Transfer clock frequency) = {Frequency of serial clock (fSCK) supplied by master}Note [Hz]
Note :The permissible maximum transfer clock frequency is fMCK/6.
Remark :The value of SDRmn[15:9] is the value of bits 15 to 9 of serial data register (SDRmn) (0000000B to 1111111B) and therefore is 0 to 127. The operation clock (fMCK) is determined by serial clock select register m (SPSm) and bit 15 (CKSmn) of serial mode register mn (SMRmn).